Form PTO-1449				Atty Docket No.		Serial No.	
U.S. Department of Commerce, Patent and Trademark Office				BDG005-3	3		
INFORMATION DISCLOSURE STATEMENT				Applicant			
(Use several sheets if necessary)				Cheng-Lien Chiang			
				Filing Date		Group Art Unit	
U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
- C.C.	AA	5,081,520	01/1992	Yoshii et al.	357	80	
C.C.	AB.	5,241,133	08/1993	Mullen III et al.	174	52.4.	
C.C.	AC	5,394,303	02/28/95	Yamaji	361	749	0
C.C.	AD	5,665;352	09/1997	Shimizu	438	127	
~~ C C.	AE	-5,674, 785	10/1997	Akram et al.	437	217	
00.	ĀF	5,744,827	04/28/98	Jeong et al.	257	686	
C.C.	AG	5,744,859	64/1998	Ouchida	-257	668 -	
C.C.	AH	5;804;771	69/199 8	McMahon et al.	174	255	
C.C.	- A I	5,811,879	09/1998	Akram	257	723	
· C. C.	· AJ	-5,-94 9 ,655	09/1999	Glenn	3€ }	783	· ·
C. C.	A K	-6 ⁻ , 01 -3 , 0 7-7	0 1/2 0 99	Degani et al.	1-74	2-54	·
· C, C.	AL	-6;143,588	11/2005-	Glenn	438	1 1 6	<u> </u>
C.C.	- AM	6,159,770	12/2000	Tetaka et al.	438	112	
· C.C	AN	6.,274.,927	08/2001	Glenn	257	680	
	0	ther Art (Inclu	ding Author	, Title, Date, P	ertinent	Pages, Etc.	.)
C-C	A O .	Crowley, "Socket Developments for CSP and FBGA Packages," Chip Scale Review, May 1998, pp. 37-40.					
C.C.	AP	Forster, "Socket Challenges for Chip-Scale Packages," Chip Scale Review, May 1998, pp. 43-47.					
C.C.	AQ	Amagai, "Chip-Scale Packages for Center-Pad Memory Devices," Chip Scale Review, may 1998, pp. 68-77.					
· C. C.	AR	Vandevelde et al., "The PSGA, a Lead-Free CSP for High Performance & High Reliable Packaging," Proceedings of the 2001 International Symposium on Microelectronics, October 9, 2001, pp. 260-265.					
Examiner Date Considered 3/3//03							
*EXAMINER:	Init	ial if reference	ce considere	ed, whether or no	t citati	on is in co	nformance with
MDED COO. I		Anna Albania i San Anna					

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your next communication to Applicant.

							She	et 1 of
Form PTO-1449				Atty Docket No.		Serial	No.	
J.S. Department of Commerce, Patent and Trademark Office				BDG005-3		10/082	,500	
INFORMATION DISCLOSURE STATEMENT				Applica	int		-	
(Use several spects if necessary)					Cheng-Lien Chiang			
COPY OF PAPERS ORIGINALLY FILED				Filing	Date	Group 1	Art Unit	
MAR 2 6 2002 💆				Februar	y 25, 2002			
U.S. Patent Documents								
*Examiner		Document	ADEL				Filing 1	Date
Initial		Number	Date	Name	Class	Subclass	If Appro	
C.C.	AA	5,523,608	06/1996	Kitaoka et al.	257	433		
C.C.	AB	5,811,799	09/1998	Wu	250	239		
C.C.	AC	5,998,878	12/1999	Johnson	257	797		· · · · ·
C.C.	AD	6,034,424	03/2000	Fujimura et al.	257	696		
C.C.	AE	6,252,252	06/2001	Kunii et al.	257	81		
CC	AF	6,252,726	06/2001	Verdiell	359	820		
C.C.	AG	6,285,043	09/2001	Yap	257	81		
C. C.	AH	6,285,064	09/2001	Foster	257	433		
	AI							
	AJ							
	AK							
	AL							
	AM							
			Foreign	Patent Documents	<u> </u>			
		Document	Date	Country	Class	Cubalass	Transl	
	AN			Councily	CIGSS	Subclass	Yes	No
	AO							
		ther Art (Incl	uding Author	, Title, Date, Per	rtino-t	Pages 71		
0.0	AP							
C. C.			Jaca Sheet,	Amkor Technology,	บธ5/9,	April 2001	, pp. 1-2	!
	AQ							
xaminer _	0 - 1	/	Date Conside	ered				
Charella John 3/31/03								
EXAMINER: PEP 609; D	Taw Ti	me through ci	tation if no	ed, whether or not	citatio	n is in con	formance Include	
f this form with your next communication to Applicant.								

		FEB : 3 2002 &		Sheet 2 of 2		
Form PTO-1		A REST	Atty Docket No.	Serial No.		
U.S. Depar	tment	of Commenter Patent and Trademark Office	BDG005	10/042,812		
I	NFORM	MATION DISCLOSURE STATEMENT	Applicant			
····	(Use	several sheets if necessary)	Cheng-Lien Chiang			
			Filing Date	Group Art Unit		
			January 9, 2002			
*Examiner Initial		Other Art (Including Author, Title, D	ate, Pertinent Pages	, Etc.)		
C. c.	AA	U.S. Application Serial No. 09/865,367, filed May 24, 2001, entitled "Semiconductor Chip Assembly With Simultaneously Electroplated Contact Terminal and Connection Joint"				
C, C.	AB	U.S. Application Serial No. 09/864,555, filed May 24, 2001, entitled "Semiconductor Chip Assembly with Simultaneously Electrolessly Plated Contact Terminal and Connection Joint"				
C.C.	AĆ	U.S. Application Serial No. 09/864,773, filed May 24, 2001, entitled "Semiconductor Chip Assembly With Ball Bond Connection Joint"				
C. C.	AD	U.S. Application Serial No. 09/878,649 filed June 11, 2001, entitled "Method of Making a Semiconductor Chip Assembly with a Conductive Trace Subtractively Formed Before and After Chip Attachment"				
C. C.	AE	U.S. Application Serial No. 09/878,626 filed June 11, 2001, entitled "Method of Connecting a Conductive Trace to a Semiconductor Chip"				
C. c.	AF	U.S. Application Serial No. 09/917,339 filed July 27, 2001, entitled "Method of Connecting a Bumped Compliant Conductive Trace to a Semiconductor Chip"				
<i>C.C.</i>	AG	U.S. Application Serial No. 09/927,216 filed August 10, 2001, entitled "Semiconductor Chip Assembly with Hardened Connection Joint"				
C.C.	АН	U.S. Application Serial No. 09/939,140 filed August 24, 2001, entitled "Semiconductor Chip Assembly with Interlocked Conductive Trace"				
C.C.	AI	U.S. Application Serial No. 09/962,754 filed September 24, 2001, entitled "Method of Connecting a Conductive Trace and an Insulative Base to a Semiconductor Chip"				
C.C.	AJ	U.S. Application Serial No. 09/972,796 filed October 6, 2001, entitled "Method of Connecting a Bumped Compliant Conductive Trace and an Insulative Base to a Semiconductor Chip"				
C.C.	AK	U.S. Application Serial No. 09/997,973 filed November 29, 2001, entitled "Method of Connecting a Bumped Conductive Trace to a Semiconductor Chip"				
Examiner Date Considered 3/3//03						

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your next communication to Applicant.